Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. Y

    Designing ADC - how to use mismatch graph of mimcap?

    Please help Hi all, I am designing ADC. I want to know how to make use of mismatch graph of mimcap (sigma vs 1/area) given in the PDK. I am using 0.13u process. Any comments on this would be really appreciated. REgards, Anand
  2. Y

    Reference about DAC implementation in ADC

    Hi can some body give me good reference of DAC implementation in ADC... Please let me know if any goood IEEE papers which will help me to implement it in my Sigma delta ADC. Regards, Anand I will donate all my points :) if i find it useful.
  3. Y

    How to gain more experience of ADC, PLL, etc.

    Try using free tools like LTspice to simulate your circuits.
  4. Y

    Query regarding fliker noise modelling

    My query is not why series but why at the gate side ?
  5. Y

    Query regarding fliker noise modelling

    Why is flicker noise modelled as serise voltage source connected to gates in op-amp noise analysis?
  6. Y

    Looking for book: CMOS op-amp and comparator book by Greogorian.

    Re: Help needed Please some body put the link
  7. Y

    Looking for book: CMOS op-amp and comparator book by Greogorian.

    Hello, Please let me know if anybody has the following book : CMOS op-amp and comparator book by Greogorian. Regards, Anand
  8. Y

    Suggest me some projects for final year

    Simulation of Sigma delta ADC...Simulation of PLL.
  9. Y

    High speed amplifier with 50ns settling time

    You cant go for telescopic if your voltage is low...
  10. Y

    Cadence Tools - Which Linux do you advise???

    redhat 4....you will get support only for redhat 4 not 4 onwards
  11. Y

    What is negative frequency

    yes i am referring to frequency got from fourier trasforms...
  12. Y

    sigma delta A/D interview questions

    interview questions on sigma delta 1) What is dead band zone and how can you reduce that ? 2) What are the pros and cons of higher order SD architecture ? 3) What is the lowest allowable quantizer gain ? 4) What is the relationship between OSR and SQNR ? 5) What kind of filters are...
  13. Y

    PPT document about clock jitter

    Here is PDF on clock jitter for you
  14. Y

    Good presentation on ADC

    One more PPT on ADC
  15. Y

    Good presentation on ADC

    presentation on adc good presentation on ADC.
  16. Y

    What is negative frequency

    hi can any one please explain to me the concept of negative frequency ?.
  17. Y

    Where are the synthesis results stored in various tools?

    Re: Small doubts .tlf for Silcon ensemble which is place and route tool.. .drc and .cls for ver and assura respectively..
  18. Y

    Differenbetween different transforms

    different transforms Hi what is the difference between laplace and fourier and Z transform...When can we use them...on what basis we have to choose the analysis ?
  19. Y

    manufacturing grid and routing grid

    i guess VDIO is encounter...

Part and Inventory Search

Top