Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. N

    Level Shifter insertion in a single block PnR

    Hi, I needed help with level shifter insertion strategy. I have a block-level design, which needs to have level shifter inserted in input-output ports during PnR. The synthesized netlist has no level shifter in it. This block has three supplies VDD (0.60V), VDDIN (0.80V) & VDDOUT (1.0V). All the...
  2. N

    Timing violations

    Hi! Can you please help? In my block, I have one Scan clock and One Functional clock. There are two generated clocks from the Functional clock and one generated clock from the Scan clock. Now, most of the setup violations (reg2reg) are coming from the launch flop triggered by generated clock of...

Part and Inventory Search