Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
design compiler report_timing
Is this command used to report the min hold time of the circuit?
If so, according to the dc report, the min hold time=data required time in the report=clock uncertainty + output external delay + ...
Why the output external delay is part of the min hold time?