Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. S

    Doing LEC for Altera Stratix device

    Can any one tell me whether it's possible to do LEC (formal verification) between RTL and the synthsized netlist, where the netlist is generated by Synplify for Altera Stratix deviec? I tried to find the appropriate library to load in order to do the comparison. However I still can't find...
  2. S

    Looking for FPGA tools that does DFT

    FPGA tools that does DFT Is there any FPGA tools that can help me insert scan chain for DFT?
  3. S

    Help me solve current leakage in a design

    characterizing memory current leakage with hsim I have a design which I found uses excessive current while in suspend mode when clock is turned off. Is there any good tool that can help me catch the problem? RTL level or transistor level will be just fine. Of course I didn't want to run...

Part and Inventory Search