Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. P

    Can anyone send the open verification methodology docs?

    ovm and oop Hi all, Can anyone send the open verification methodology docs? I have downloaded the doc which is in the site www.ovmworld.org .If anyone has other basic docs please send me. Thanks in advance Regards, Reddy
  2. P

    Looking for some useful materials about System Verilog

    Hi All........... I need to learn System verilog.I want with examples.Is there any specif document for this?Any one please send the material will be useful to me..... Thanks in advance Regards, Reddy
  3. P

    Need resources related to RTL compiler

    RTL compiler Hi All, I need to use the tool RTL Compiler. Can anyone guide me where should i get the related documents and examples to synthesis? Thanks in advance.... Regards, Prashanthi
  4. P

    What is the difference between ASIC and FPGA?

    Hi all,., What is the difference between ASIC and FPGA.in my view ,ASIC is application specific integrated circuit and it is used for specific appluication.FPGA means we can program the chip.Is it correct?If it is correct y do we need asic? Can one add brief explanation on these...
  5. P

    Looking for information about sequence detector

    Hi all, I need detailed information regarding sequence detector.Can any one send me where can i get this? Thanks in advance Reddy
  6. P

    Help me determine flops required to draw a state machine

    Hi, Draw a state machine consists of states 25 ,32,64 and 123.How many flops required to draw the state machine and how? Thanks in advance Regards, Reddy
  7. P

    How to implement AND,OR,NOT ,XOR and NAND gates with time table?

    Can any one send me How to implement AND,OR,NOT ,XOR and NAND gates with time table? Can anyone send me the good material for fundamentals from flip flops to state machines? Thanks in advance, Reddy
  8. P

    vlsi basic n verification related faq's

    Hi guys, Can anyone send me vlsi fundamental and verification related faq's? Thanks in advance. Regards, Preddy

Part and Inventory Search

Top