Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. G

    Standard Cell Library design

    Hi-Active Latch with Asyncnous Lo-Active Reset Digital Standard Cell Characterization can we use transimission gate in a standard cell design ? and what are the advantages on nand gate based logic ? the above schematic represents Latch with Asyncnous Lo-Active Reset using transmission gate...
  2. G

    Hi-Active Latch with Asyncnous Lo-Active Reset Digital Standard Cell Characterization

    AS part of my project im charecterizing the standard cell iv mentioned to start with i need a schematic i have the schematic in transmision gates suggest me or guid me regading this is the circuit correct ?
  3. G

    Standard cell characterization flow with Synopsys tools?

    Help me ..! what are the tools use in this flow. i know the cadence flow but couldnt find the replacement in synopsys .
  4. G

    How are EDA tools developed ?

    I am a VLSI student doing my masters in VLSI & Embedded sys. As a final year student i need to do a project. im searching for internships couldn't find any (operchunity)openings. so i am looking to do my own project. My idea was to design a EDA tool for FSM (finite state machines). i.e when i...

Part and Inventory Search

Top