Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
anybody can please explain me why this LO signal is given with this arrangement, what is the purpose of VCVS and at IF port also dc port is connected with 50 ohm value and again using VCVS. here is the figure of test bench
i have designed mixer using current bleeding. in this method we are decreasing current through LO stage to decrease noise by directly injecting current in to RF stage , but this will also reduce current of load resistor than how gain increases because gain = 2/Pi (gm.RL) please explain...
i have designed RF mixer, for Biasing purpose i have used simple voltage devider arrangement using two PMOS is it Ok? or some biasing network need to be design? image is attached here with, in some literature i have seen Resistance is connected between biasing terminal & gate of MOSFET...
thank u edaboard members for helping me a lot...
i m simulating gilbert mixer for finding its input impedance i tried it using s-parameter in cadence but the test bench i used have a balun at RF port so while measuring Z11, i think it gives input impedance at single ended input of balun but...
i have designed down conversion mixer it isolation shows negative results(between -65 to -70)
many papers i have seen they consider it as positive means 65db isolation here one paper image link is attached
i m designing mixer for that i need to plot spectrum of two tone analysis(3rd order products).i want to see the 3rd order harmonics with desired signal in frequency domain in cadence spectre please help
i m have designed gilbert mixer now i m trying to find its input impedance. i have used single to differential network (not balun) for Rf and LO port. now how input impedance is measured i m working in cadence spectre. anyone have some idea please reply me.
i m designing mixer for that i m using DS method to improve iip3 point. in this method i need to see the change in iip3 with dc gate voltage of mosfet. i m using cadence vertuoso and analysis i m doing for iip3 are qpss and qpac
i m designing mixer and using current helpers to reduce current through switches, so when i apply ac signal , from where this ac current should flow i mean all ac current pass through switch or partly current can flow through switch and helpers.