Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. M

    74HC595 (shidt register) data output is out of phase with clock

    The frequency is 250kHz. I tried entering the data to the first sr on rising edges, but now even the first sr doesn't output its 8 bits correctly, probably because the data that I input is still unstable when the clock goes high. So I think that I should enter the data on falling edges so that...
  2. M

    74HC595 (shidt register) data output is out of phase with clock

    Correct. Ohh, you're right. You were counting + edges in which you're correct that there's 8. But I was counting from when I first output the data line to high which was when the clock was low. So counting 1 low+high as a single cycle, the output was shown at 7.5 cycles. But I get it now that...
  3. M

    74HC595 (shidt register) data output is out of phase with clock

    Using the pin naming used in this data sheet (page 2): https://www.onsemi.com/pub/Collateral/MC74HC595A-D.PDF Orange trace is "Shift clock", blue trace is "A" (data input), and green trace is "SQh" (that you called Q7'). The purple trace is the "Latch clock". Matt
  4. M

    74HC595 (shidt register) data output is out of phase with clock

    Hi, I'm trying to connect multiple 74hc595 shift register in series so that I can get more than 8 bits output. The problem is that the data output of the first shift register, which is supposed to be the data input to the second sr, is early by half of a clock cycle relative to the input data...

Part and Inventory Search

Top