Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
After upgrading ISE 8.1 to 8.2 I got a problem with EDK - it told that can't find ISE8.1 installation, and I have no idea how to force to grow fond each other?
Maybe, anybody knows some way?
I think, it's very strange situation because on Xilinx site no any words about ISE and EDK...
My design sometimes locked in real chip but works well in simulator. I found that FSM switched to undefined state time by time. When I changed syntesze option "FSM encoding algorithm" from "Auto" to "Compact"- all starts to work fine, but compiling time increased.
In "case" exists "when other =>...
DXP2004 SP2 released!
Service Pack 2 can be downloaded via FTP by logging into the Altium FTP site with the following details:
Suddenly I found strange thing. System DXP2004, I made Gerber files for manufacturer. QFP chips placed with step of 90 degrees, turn out with normal rectangular apertures, each leg is described by one aperture.
On a new design I has put one QFP under a corner of 45 degrees. I take...
Pr0tel2oo4 and Sp@rtan
Some days ago I migrate from Pr0telDXP to Pr0tel2oo4 and noticed that new version doesn't support Sp@rtan family in FPGA design, it left only in PCB design :(
Anybody know how I can patch new version of Pr0tel to add Sp@rtan support?