Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
how to stop a blocking get vmm
Thanks vishalvartak and vinod_cheedella:
I got where I make the mistake.
Now I have another question. In the program block, I have run the env.run() and I triggered the env.end_test. But the simulation does not stop.
peek + channel + vmm
But I think the difference is only the data is move out from the channel or not. Why the simulation will be blocked when using the in_chan.get() only?
Does the get() will copy the data to tran_data?
Hi, what's the difference between peek and get of vmm_channel?
I try to use the code like this:
But if I try it like this:
I think the simulation was...
First you can try to find with modules should be scanned or not.
Give the list of DFFs should not be scanned such as clock generation, mode select, ...
I do not think the tools can analysis all DFFs which should be scanned or not.