Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I wanted to know what are the factors that affects sharing of MBIST logic ?
Few things which i can think of are
1.Data size of the memories
2.Clock speed of the memories
3.Address space of the memories.
Let me know the other factors that affects the sharing of MBIST logic
How to fix the following issue?
// Warning: 1 RAM write/set/reset lines not forced off when write controls are off. (A1)
// RAM dynamic PASS_THRU testing cannot be used.
// Warning: 1 read lines not forced off when read controls are off. (A7)