Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It's hard to test the a complicated verilog design with only one
testbench. So when I use more than one testbench fils to verify my
design, how can estimate the coverage? Is there some simulation tool or
coverage tool can do this work?