Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. N

    APB read - do I need to consider penable

    Hi For APB read transaction , if read operation , do I need to consider penable =1 to output the data on bus ? Thnx niraj
  2. N

    clock frequency for below scenerio

    Hi , I am generating one bit data (Manchester code ) at Tclock period. This 1 bit data is sent in 16 cycles in 8 parallel bit format . Basically a shifting 1 for rising edge and 0 for falling edge eg . 1000000 1100000 11100000 ...................... 10000000 11100000 what should be the...
  3. N

    Manchester Encoder_Decoder

    HI, I need to code Manchester encoder - decoder . I am very new to this . Can any one provide the Manchester encoder and decoder code in VHDL please . Thanks in advance ! Niraj
  4. N

    which EDA tools used to write behavioral models for -PLL ?

    Hi , Could you pl anyone let me know the best method to extract the behavioral model (verilog)for analog components like PLL or any analog component . Usually we see for Simulation purpose we hand-code at abstract level . however these models are proven to manual error , and hence live with...
  5. N

    Elastic buffer - RTL coding

    Hi , I need some good documents about implementation of Elastic buffer / 8b/10b encoder - decoder . It will be great if you could point me to relevant stuffs of these topics. Thanks in advance , Niraj
  6. N

    Positive skew and negative skew

    What is positive skew and negative skew means ? How they effect the Fmax ? Thanks , Niraj
  7. N

    Looking for clock divider circuits which get 33 MHz clock from 50Mhz input

    could anyone please specify the digital diagram to derive the clock of 33MHz from 50MHz input. Basically would like to know clock divider circuit for this . Thanks , Niraj
  8. N

    Increasing Frq of operation

    Hello there, consider a design which works for certain frequency of ex 100 Mhz and I have been asked to target this to 200MHz . From design/coding perspective would like to know best ways to increase the performance of speed of operation in terms of architecture , RTL coding apart from...
  9. N

    NIDS - FPGA Accelerator

    HI I am working on intrusion detection subsystem and very new to this accelerator to be implemented in FPGA . can anyone help me in getting free cores available or any implementation materials . I am looking into more details of packet classification , bloom filters - how they are implemented...
  10. N

    Pulse extennsion in Fast to Slow clock crossing

    Hi , Anyone help me to know the circuit for pulse extender for a signal which is crossing from fast clock to slow clock. Thanks in Advance Niraj
  11. N

    to increase the speed of Design

    Hi Can we design a flop to work on both edges of clock ? In this scenario how do we takecare of timing and metastability issues ? Pls brainstorm your points . Also if you have any paper or link pls do point. It really helps me . Thanks in advance

Part and Inventory Search