Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. R

    Which Linux OS is best for my Dell laptop?

    hello! wanna know which linux OS is best for my dell laptop. thanks
  2. R

    What EDA tools work on Ubuntu?

    Re: Ubuntu try to google search
  3. R

    What are the methods for laying out differential pair/node in high speed application?

    Re: differntial pair try to route the diff pairs with same metal and as closed as possbile. put dummy path/metal bet the pairs.
  4. R

    Why do we use floating wells instead of connecting them to the power supply?

    in layout designing, why do we use floating wells instead of connecting them to the power supply?
  5. R

    Some questions about ESD

    the power connection will be tied at chip level...
  6. R

    Why do we always use P-sub instead of N-sub?

    Hello! Why do we always use P-sub instead of N-sub? What are its pros and cons? Any idea would be greatly appreciated. thanks in advance. regards.
  7. R

    Cadence, how connect this gate

    make P+ to N+ distance equal to zero...
  8. R

    thermal shutdown in ic desgn

    the principle goes like this.. a fixed reference base voltage (lower than Vbe) is applied in an off-state NPN transistor (biased by the resistor). when temp rises, transistor Vbe goes down, thereby, triggering the transistor when it reached a Vbe lower than the reference voltage.. when the...
  9. R

    Cadence, how connect this gate

    try to remove contacts and cut metal in the guard ring... thereby allowing u to use first metal for wiring...
  10. R

    What's better: one big capacitor or series of smaller ones of the same value?

    Re: capacitor comparison thank you guys for the brilliant ideas... i appreciate it.. regards...
  11. R

    what is it ment by pCell??? thanks,

    Hello.. pcell means parameterized cell..
  12. R

    What kind of memory is the cache in pentium processors?

    Re: Pentium cache memory static - larger, faster, and more expensive dynamic - smaller but slower because it needs to be refreshed by the processor at a given rate.. both are volatile... For more info, visit www.howstuffworks.com regards....
  13. R

    who can tell me the principle of pll

    yeah, i need it, too... pls upload any block diagram with matching explanation of it... thanks in advance. regards...
  14. R

    Looking for Cadence DRC techfile

    gds 3d viewer techfile u might be refering to a rule file...
  15. R

    Why is there a need to put clamp diodes in large transistor gates?

    Why is there a need to put clamp diodes in large transistor gates? On the other hand, minimum gate length transistors dont need it. Is it related to the transistor Vth? If so, can anybody explain me pls? Thanks... Regards.
  16. R

    Bipolar Transistor in CMOS

    npn tsmc gds file is the streamfile of the layout...
  17. R

    Software for SKILL Programming

    Re: SKILL Programming i think it is not possible to program skill in visual studio..
  18. R

    How to design PCell for Guard Ring?

    Re: Guard Ring PCell hello.. what do u really mean?

Part and Inventory Search

Top