Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
International MEMS Forum Centre
This is a new Forum of MEMS, please come here and share your ideas and experience here.
Micro-Electro-Mechanical Systems (MEMS) is the integration of mechanical elements, sensors, actuators, and electronics on a common silicon...
lock-in amplifier howto
I am designing a gilbert mixer for using in lock-in amplifier. The LO and RF freqency is same(10kHz) to generate a dc voltage to be measured, I think it is a simplest useage for a mixer, can any one tell me if I need to use PSS, PAC and Pnoise in cadence to simulate the...
I just wonder if we must include ESD protection on every pad?
In the low noise and low leakage current application, the input pad should be away from ESD protection, is it right? But is it safe from ESD?
Does anyone know if the commercial opamp input has ESD protection?
I plan to design a low noise pmos buffer, which need large input and output swing rang, I have two topologies, can any one tell me which one is better? or any other topology is better than these two? Many thanks
1. I have a 5uA current already in my design, can I use 10X current mirror to bias...
I design an ic using an opamp cell from CDK, but the CDK can not do the post layout simulation including the opamp cell, my quetion is:
1. I don't want to design the opamp by myself, is there any problems for using the opamp cell from CDK?
2. what is the postlayout mainly for? I think it...
cadence shortcut keys
I meet a problem on cadence shortcut key:
I use X-win32 ssh remote logon cadence, I can use mouse and some keyboard keys such as esc, but I cannot use the most of shortcut keys such as i, [, p...
I can type any keys in shell, so i think the problem isn't from...
Does anyone know the value of parasitic capacitor between two pads on chip? several pf?
And if we connect two naked chips by wire bonding their pads, how many pf parasitic capacitor is induced?