Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. W

    What method to use for translating the address in a memory?

    memory manage. Hi, Dear all, I issue a challenging topic that is about memory manage. It is known, the memory manage has 2 primary method--paging and segment. Their primary elements are very clear. In general, the paging is popular. In the new situation, some new architecture have very large...
  2. W

    what may i do after synthesis?

    hi, dear all, i have synthesis the my design. but, i don't know what i may do in future, please someone tell me! thanks!
  3. W

    help me! how to generate an edif file in synplify asic?

    hi, deal all, how can i generate an edif file in synplify asic?
  4. W

    How can i install cadence ldv v3.40 in redhat linux7.2?

    I have download the ldv (ncv-complete-03.40.s016-lnx86.tar.gz & ncv-complete-3.40.s009-lnx86.tar.gz), but I don't know how to install it.
  5. W

    Help me about cadence ldv v3.0!

    ncverilog $recordvars $dumpon When I run it , I can't add any signals to waveform window. Operate following: a:1. Run the "Affirma launch tool". 2. Select the "Verilog","Verilog-Xl Desktop","Graphical" to creat a session. 3. Add a verilog file "Test.v" and...

Part and Inventory Search