Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. K

    write_spice_deck in primetime: extracted netlist format

    hi all, I am using the command write_spice_deck of primetime because I want to simulate a path of my design in spice: write_spice_deck -output <spice_file> -sub_circuit_file <extracted_netlist> $timing_path however, primetime complaints for the format of my extracted netlist: Warning: SPICE...
  2. K

    dc Vs primetime: reasonable slack or not?

    hi all, I get a significantly different slack in dc and primetime. Since I am a newbie, I am not sure if this is reasonable or I did something wrong. the details: I synthesized my design in dc and I fed the synthesized netlist to primetime (with exactly the same constraints file and the same...

Part and Inventory Search