Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am using Cadence icfb to stream out the GDSII file for the foundry. For some reason, the foundry just gave me a incomplete design kit: the layout of standard cells don't have all the layers. When I finish my layout, the foundry will substitute all the standard cells I used in my design...
when we do a chip layout, usually we do it in a hierarchy way. It means that we do the modules and blocks layout first, then the top layout. But when we do the top layout, the only physical information we have about the sub-modules and blocks is contained in the LEF files, which...
As far as I know, we can generate a LEF file of a block after place&route using Encounter. After that, we can extract information of the block layout using Abstract, and then generate another LEF file. What's the difference between the two? and which one should we use in top level...
I have a question of floorplan. In top chip layout when we define a core and its dimension in the command "floorplan", does it mean all the cells (IPs, standard cells, analog instances...) should be placed inside? There is only something like power rings, pad rings, wire connections outside...
To explain my question in detail. I have an example, the output pin of block A (out_A) is connect to inputs of 10 cells B1-B10 (in_B1, in_B2... in_B10), all these connections between out_A and in_B* are actually one net in the netlist, in other words, they share the same net name...
could you please give me some advice on pad placement, especially for power/ground pads? I know some basic rules like
1. place the pads close to their corresponding pins to simplify routing
2. place VDD or VSS around special pads like refclock, reset for noise shielding
Re: problem when adding stripe :antenna segment
when I say placement I mean the placement of IP instances not the standard cells. Anyway, thank you for your suggestion.
- - - Updated - - -
- - - Updated - - -
- - - Updated - - -
Thank you vijayR15!
problem when adding stripe :antenna segment
I have a problem when adding stripes in my design. I want to add four vertical stripes. The first one works. The second and third one are shorter than the value I set. The fourth one is cut into two segments. There are warnings like this...
In my design, I have some special pairs of wires. The two signals in each pair should be totally matching with each other, having the same transmission delay like "differential signals". Is there any commands that I could use as timing constraint or routing options in Encounter? Thanks
you mean I can place the blocks in Virtuoso and pass the unfinished layout (only placement) to Encounter for routing? but how does Encounter know the connection between some pins in the blocks (leaf clk, reset and connection with pads)? We should give Encounter a netlist, right...
I am doing the layout of a chip, whose main part is a network of 100 identical modules (just like a memory). I have the layout of the module and I put the pins carefully so that the 100 instances can be put next to each other. The communication between neighboring instances are...
I have a circuit with two asynchronous clocks, one low frequency clock SCK is for programming the coefficients COEF[19..0] in the instance ISPI at the startup phase. Once the programming process is finished, COEF[19..0] doesnot change any more, the other instance IFILTER cadenced by the...
thanks for your reply kripacharya, i found a description of a device in the website of Agilent. Can we say that if we use the Low-range volts, amps 25W mode of this power suply, we can generate any voltage between 0 to 7V with an accuracy of 0.016% + 1.5 mV?
6625A Precision System Power...