Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: FPGA Programmer
For prgramming FPGAs, there exists various modes like : 1) JTAG 2) Serial Slave etc. more information on them you can find on the website of Xilinx.
Xilinx also provides cables for programming, in case of development boards they come along with. However for your own...
the general technique that i have come accross for the power supply of the kind you are stating is as follows: -
a buck regulator based low voltage power supply which is followed by a chopper and multiplier section. here the adavnatge is that you can use 1 kV fast recoverry diodes which are...
I have tried to implement fast DCT and fast IDCT in C by using separable property and taking 8X8 block at a time of an image. But results are a little bit strange. I see verticle and horizntal lines throughout the image. these lines seems to be obvious from the fact that I am taking one...
Re: Filtering using matlab
yes I want to change the unwanted points to zero.
How is that possible i mean actually on time scale (in data points with me) the duration between the two sharp pulses is .5 us. and i dont understand how to identify and draw its FFT so that I can identify the...
Filtering using matlab
I have a waveform as shown below, I have clearly mentioned in this waveform the imformation which is neccessary for me. Now I want to remove all other noise and wish to see only these sharp pulses without noise.The data is available with me and I want to use...
Re: Digital Timing Concepts
It was nice to see your valuable replies.
Could anyone upload the manuals of design compilers, or if they are available on web then could anyone give me link for it. I tried to search it but could not find.
thanks and regards,
Digital Timing Concepts
Could any one suggest me book or www link to understand the timing concepts related to digital system design(synchronous, asynchronous etc) , specifically those concepts which we do normally face while designing FPGA based systems.
thanks and regards,
I am working xilinx's tools ISE 6.1, I have simulated various VHDL codes using ModelSim and Aldec simulator. I have successfully synthesised them too with ISE but I dont know about timing constraints, could anybody refer me tutorial on it and associated terms like : clock to pad and pad...
Can anybody tell me or give reference to the site which can describe the capabilities of Embedded development kit from Xilinx which used with Virtex 4 and Virtex 2 Pro ( ie basically PowerPC based FPGAs)?
Please note that I have seen various tutorials which deals with the implementation...
No it isn't like there is no need to connect to xilinx server to synthesize your code in ISE web pack, basically ISE webpack can be downloaded from xilinx site and one can synthesiz a limited number for CPLD/FPGAs devices from xilinx while in case of ISE foundation one has to buy the tool and it...
thanks for all the replies..
i have also sorted out a solution for the problem.
the problem was actually a single process cannt not detect both rsising as well as falling edge pf a signal. this is where i was mistaking, but now the thing is clear and i m also putting one...
thanks for reply,
but my question is still unanswered, just throw this code away and let me know if it is possible to sense both falling as well as rising edges of a signal if it is required for some application. i guess there may be tricks to do so...
the code was given just...
I wish to sense both the falling and rising edges of the a signal for two different purposes, but everytime i do so i get a bad synchronous error.
for example i write the little code below.
great help from your side..
actually earlier i was really not aware of the problems which u also faced but now i will be able to put my specifications in a better way.
i also think that it would be better to have external A/D because in that case i will be able to chose appropriate...
Here I am working on the design of some DSP algorithms,
as an initiative i have designed a simple Ist order low pass filter IIR filter, the functional verification and simulation results are done well thoroughly using MATLAB and Testbench development.
the actual code is also...
system generator iir
here i want to implement IIR filter using xilinx FPGA. can u suggest me what approach i should adopt, as now a days an advanced tool : system generator for DSP is available, so would be feasible to go for such tool as my work involves implementing such DSP...