Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. P

    Clearance from Copper shapes

    @ marce - no issues .but i still am confused without any conclusion :) ...Also whats creepage? is it a slot kind of thing provided for isolation ?
  2. P

    Clearance from Copper shapes

    Hi all !!! Why is more space recommended between Copper shape to Copper Shape and Copper shape to any other feature (copper feature) on the pcb. For eg : normal isolation between copper shape to through hole is more than through hole to through hole. Thank u
  3. P

    Differential Pair -Allegro Constraint managment

    Hi thank you for the reply.I had actually set the differential pairs (4 pairs) .What i wanted was to set the length to say some value '50mm' and match the length for all the 4 pairs to '50 mm'.
  4. P

    Differential Pair -Allegro Constraint managment

    Hi , I have a GB Ethernet connector to which I have to connect 4 pairs of differential pairs .Now I want to match the length of all the pairs (and individual nets) to same length .how do I set the constraint and Also how do I apply the trace tuning. I am new to allegro tool ... Thanks for the...
  5. P

    Allegro tool - Constraint managment Tool learning

    Hi everyone, I am new to allegro tool and currently started with 16.3 version. I am finding the tool little difficult as regards to mentor tools ,may be bcos i try to think in terms of mentor tool flow. I need a big help in understanding defining the constraints in constraint manager .Little...
  6. P

    Designer Certification-CID and CID+ course

    for CID certification you can contact alpha imager (https://www.alphaimager.com/).They conducted Cid exams in banglore.CID+ am not sure if its available in india as yet.I fyou need any more info i think you should talk to guys @ alpha imager or mail to : DC-Coordinator@ipc.org. Hope this helps
  7. P

    Trace tapering - mentor pads 2005 sp1

    Hi everyone.. Any idea on how to do trace tapering in mentor pads 2005 sp1? Thanks in advance
  8. P

    MMC and LMC - explanation needed

    MMC and LMC Can somebody explain the terms Maximum Material Condition and Least material Condition? I have read the definiton of these terms but am still confused!!! How does MMC of a hole be when it has the smallest diameter and LMC of hole be when the diameter is largest ?
  9. P

    Tandem routing rules- what is the gap rule ?

    Tandem Routing Hi ... I was checking out (learning rather)the tandem routing rule.There are 2 rules to be set,The gap and Length .I would like to know what the gap rule is .Is it distance 'x' as shown in fig 1 or as shown in fig 2. If its like in Fig 1 Then wouldnt it be the width of the...
  10. P

    Can someone explain what a load board is?

    Load boards Hi .. Can someone explain what a load board is? What are the design criterion's Also I have seen most of them are round in shape .wonder why? Thanks in advance.....
  11. P

    Orcad/PCBII 1989 Userss guide

    orcad v3.2 viewer Hi everyone... Does anyone have Orcad PCBII 1989 Users guide.Please upload . Thanks in advance
  12. P

    HFSS Tutorial for transmission line vias

    HFSS Tutorial ..I am a newbie too who has just started on HFSS..Thank you everyone for this immense help
  13. P

    Controlled Impedance Routing

    I was also thinkng about the unit ..does anyone have idea regarding the units fo this formula? Also Stripline Config Can the two layers sandwiching the trace layer be of different materials?I mean different dielectric. Do we normally have stacks with different dielectric between layers.?
  14. P

    What is Form factor of a PCB

    Hi .. What do you mean by form factor of a PCB? Thank you
  15. P

    Controlled Impedance Routing

    controlled impedance routing Hi all , I have a doubt. With respect to below given stack up ,Can we implement Controlled impedance routing in the TOP LAYER?If No why? If yes is the normal formula Z = 87/Sqr(εr+1.41) +ln(5.98h/0.8w+t) t= thickness of cuppoer foil w = width of trace H - Height...
  16. P

    Palletization and Datum features

    Hi ... What do you mean by palletization? And what do u mean by Datum features? Thanks
  17. P

    High voltage on the PCB

    What happens if I use planes in high voltage section areas?
  18. P

    How do we decide the thickness of trace to be used for a signal?

    Hi everyone... How do we decide the thickness of trace to be used for a signal.Say for example we are considering the current flowing through the trace.Any formula ? Also Does larger width of trace improve signal quality for higher speed signals? Thanks
  19. P

    Suggest me some gerber verification checklists

    Can anyone suggest /list gerber verification check lists.. Thank You..

Part and Inventory Search