Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. H

    an altera stratix device question

    hi, all: in altera stratix fpga device, is the relation between Pin number and I/O bank number fixed? can we program it? in another word, if the pin location has been fixed, do we have the flexibility to connect it to wanted I/O banks? thanks harry
  2. H

    stratix Enhanced /Fast PLL, Gclk, Rclk question

    hi, I am new to stratix FPGA design, maybe my question is too simple. what is the relation between Enhanced/Fast PLL and Global/Regional clock? our current design uses a lot of clocks, and the Global clock number are not enough, so we need to use Regional clocks, but the pin locations have been...

Part and Inventory Search