Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. P

    The question about design a radio to be used outdoor by using amp

    I just curious that which family of transistor works best as an amplifier in a radio to used outdoors ? BJT, JFET, EM-MOS,NMOS, or DM-MOS ??? sometimes I just can't understand what different between these types and what require for designing radio. thank you very much:-)
  2. P

    Question for controller of test fixture

    Hello, everyone .....if we want to write the test fixture for traffic controller, and then I put one Po(Power outage) mode to control light and the two RED light will blink. However, If I want two of sequence of stimulus into the test fixture: S0 => S1 => S2 => S0 S0 => S1 => S2 => S3 (10 clock...
  3. P

    Hello everyone, if i want write the state code in usa for using matlab,How ???

    Hello.......I wondering that if I want to write the state code in usa for using MATLAB, how to I do ???? I kind of have some basic concept, I thinking that one input for putting code for state using 50 if-else statement (because usa had 50 states) .....did I head the right track ??? If...
  4. P

    Question for Frequency divide by 3 of 33% and 50% duty cycle

    1. Design two frequency divide-by-3 circuits, one with output div3a (33% duty cycle), the other with output div3b (50% duty cycle). You can use rising-edge and falling-edge FFs in your designs. Write the verilog code to generate div3a and div3b. Write a test fixture and capture the waveform...
  5. P

    I have a question for design two frequency divide by 3 circuit in verilog !!

    1. Design two frequency divide-by-3 circuits, one with output div3a (33% duty cycle), the other with output div3b (50% duty cycle). You can use rising-edge and falling-edge FFs in your designs. Write the verilog code to generate div3a and div3b and Write a test fixture??? Pls help me for...

Part and Inventory Search

Top