Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
We got a strange bode plot for a constant on time DC-DC Buck converter. This converter shows the phase crosses the zero line at low frequency. This attached waveform is the simulation results of Simplis. the network analyzer shown the similar result. Both transient simulation and test...
lm10 band gap calculation
I want to understand the bandgap circuit used in lm10, which is designed by Widlar in 70s. But it's not so easy. I upload the simplified circuit here. Hope you can help me. The circuit is below,
Thanks a lot
I want to write a model using VerilogA for a monostable. But I cannot find the suitable delay statement for the pulse width of the monostable.
Can somebody help me?
Thanks a lot.
active feedback amplifier gilbert
In the attached papar, Gilbert said: the AFA can provides accurate performance right up to its unity-gain frequency. Why? Does anyone has any idea about this?
the model of the active feedback amplifier is shown in figure 3 of the attached paper.
check drc version failed with error
I have an error when I try to run the Chameleon tool in cadence for the layout DRC Check. it looks like this:
*** Error: FlexLM was unable to grant authorization to use
the 'Chameleon_Basic' feature.
Possible reasons are ...