Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
samsung nand flash model
I think the contents of the NAND flash model is protected using
Cadence's approach. And the modelsim could not read that in.
You need to use Cadence's Verilog-XL or NC-Verilog to run the
Can any one tell me whether it's possible to do LEC (formal verification)
between RTL and the synthsized netlist, where the netlist is generated
by Synplify for Altera Stratix deviec?
I tried to find the appropriate library to load in order to do the comparison.
However I still can't find...
I think you need to consider whether you want to discuss just one micro-controller or various types. Different micro-controllers have their own
special characteristics. Usually you can find a lot of examples from
manufacturers' application notes.
Is there any one who can run C*A*D*E*N*C*E B*U*I*L*D*G*A*T*E
under RH9? Every time I started the b*g*_*s*h*e*l*l program, the
program crashed with "===>ERROR: An unrecoverable exception has occured (SEGV)."
high-fanout net + synthesis
Actually it will depend how many cells the reset signal is gonig to.
If you want to let the synospys DC to add buffers for reset signal,
use set_max_fanout 20 your_design, something like that. And
use balance_buffer command to insert reset buffer after synthesis...
Can design compiler do FPGA synthesis? I mean if there are
the library cells for those FPGA devices, could we use DC
instead of FPGA compiler. I am more familar with traditional
scripts than the graphics GUI.
FPGA with DFT
Sorry fo the confusion. What I want is Windows-based FPGA tools
that can not only translate RTL to FPGA cells but also insert the
scan-chain (or JTAG). We would like to verify that the JTAG (or the
scan chain) is inserted correctly and the system can work with
linux multiple license servers lm_license_file
You can do in either way:
1. start each license individually
lmgrd -c license1.dat
lmgrd -c license2.dat
2. merge the license files together into one big file
lmgrd -c biglicense.dat
Make sure the SERVER line and DAEMON line...
characterizing memory current leakage with hsim
I have a design which I found uses excessive current while in
suspend mode when clock is turned off. Is there any good tool
that can help me catch the problem? RTL level or transistor
level will be just fine. Of course I didn't want to run...