Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. V

    Multiple Design Available -Cadence Complier Error!!

    Hi.. Am using cadence to synthesise my design... I'm getting the following error... ''Error : Multiple designs are available. Specify the design you want to use. [TUI-17] [define_clock] : There is no unique design available : Specify a design by using the cd command to change...
  2. V

    FPGA Implementation Verification

    hello... am supposed to implement a 8051 open core (verilog programming) into a Xilinx spartan 3e (xcs3500e) board and verify the implementation with led blink program.. i have implemented the core into the fpga successfully though ISE and iMPACT... My question is how can I load the blink...
  3. V

    Intel 8051 Verilog Code

    Hello. I'm new to this programming world and I need your help. I'm supposed to implement an Intel 8051 core in FPGA(Spartan 3E). So I checked the following websites: 1. Oreganosystems website. They offer codes only in VHDL. 2. Checked opencores.org. It includes verilog code here...
  4. V

    [MOVED] Intel 8051 Verilog Code

    Hello. I'm new to this programming world and I need your help. I'm supposed to implement an Intel 8051 core in FPGA(Spartan 3E). So I checked the following websites: 1. Oreganosystems website. They offer codes only in VHDL. 2. Checked opencores.org. It includes verilog code here...

Part and Inventory Search

Top