Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. Z

    How to print high-resolution picture for metal layers in GDS

    how to print metal & poly layers in GDSii file.
  2. Z

    How to constraint two paths in Astro?

    One question about Astro How can I constraint two path in Astro: the paths are from PAD cell to registers and now other logic except buffer 1. same delay. 2. same buffer stage
  3. Z

    How to set two paths to have the same delay and logic stage?

    issue how can I set two path to have the same delay & same logic stage.
  4. Z

    about creating tluplus model

    tluplus I met some question when I used Astro to creat TLUPLUS model. I have used the following scheme ************************** cmItfToTLUPlus setFormField "Convert ITF to TLU" "Library Name" "QM_placement.mwlib" setFormField "Convert ITF to TLU" "MIN" "1" setFormField "Convert ITF to TLU"...
  5. Z

    What max transition value should be set in .18/.13 process?

    max_transition Hi what value should I should set on max_transition in .18 process or .13 process :(
  6. Z

    Problem with DC timing path code

    About DC timing path Startpoint: clk (clock source 'clk') Endpoint: ram (rising edge-triggered flip-flop clocked by clk) Path Group: clk Path Type: max Des/Clust/Port Wire Load Model Library ------------------------------------------------ xx...

Part and Inventory Search

Top