Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. B

    Recommend me a software for drawing circuit diagrams

    draw circuit diagrams Use Tiny CAD..its simple to use and also got good features Added after 1 minutes: this is the set up file for Tiny CAD
  2. B

    explain me the work of this buffer ckt please

    working of buffer can anyone plz explain me the workin of this buffer ckt....i.e how the transistors work as vin is varied?
  3. B

    freq and stability analysis

    Thanks shady25.....i know that it is correct and it works...but can u help me figure out how the LC ckt is useful in doin the stability analysis....
  4. B

    freq and stability analysis

    wait for a few seconds it will appear!!!
  5. B

    freq and stability analysis

    why do we add an inductor and capacitor (LC ckt) in the feed back loop for freq and stability analysis for ex. as shown in this fig?
  6. B

    spectre - corner analysis

    cadence spectre coner analysis where can i find the overlap output option?
  7. B

    spectre - corner analysis

    corner analysis hello people, I am simulating different corners in cadence spectre. however the graphs for all the parameters come out as individual. Is ther any way by which all the parameter variations could be obtained in a single graph? The same problem exists while doing statistical...
  8. B

    stability of a system from the frequency analysis

    Re: stability of a system How to find the value of the cap. to be connected bwn gate and drain of pmos (Cc)? And can i use Rz=(Cl+Cc)/(gmp*Cc) where Cl is the load cap. and Cc the value of the Miller Compensation cap. who's value i need to find in the first part?
  9. B

    stability of a system from the frequency analysis

    Re: stability of a system hey i went thru miller compensation in Razavi but couldnt understand ....could u tell me how to apply miller compensation for this circuit??
  10. B

    adjusting the gain margin of a system

    the images of the buffer amplifier ckt and its freq response(gain and phase plots) are below....it is unstable right? wat modifications do i have to do for the circuit if i hav to make it stable? the load cap. can be >=3.5pF.
  11. B

    stability of a system from the frequency analysis

    Re: stability of a system thank you for the reply :) these r the gain n phase plots i have got for the buffer amplifier....it is unstable right? wat modifications do i have to for the circuit if i hav to make it stable? the load cap. can be >=3.5pF.
  12. B

    stability of a system from the frequency analysis

    transistor 1gmp how do you find out if the system is stable or not from the frequency analysis i.e. AC analysis(using cadence spectre)
  13. B

    evaluation of PSRR in cadence spectre

    how to find the ac gain of the o/p...can u find it frm the ac gain plot?
  14. B

    evaluation of PSRR in cadence spectre

    How do u find the PSRR in cadence spectre through simulation? you have to give an AC signal at Vdde right?and after that how do you find the value of PSRR?
  15. B

    finding the value of UnCox in cadence spectre

    the value of rout can be found frm the results browser n then selectin the req trans.....the value of µ is also available there
  16. B

    using variables in calculator (cadence spectre)

    how to put variables in calculator use the results browser found under tools....
  17. B

    help me in finding the gain of the buffer amp.

    Re: Gain of the buffer amp. guys its vry simple.....the formula is gm of nmos*(rout of nmos||rout of pmos)....this is the open loop gain of the 1st stage...
  18. B

    how to download a free edition of cadence spectre

    Re: cadence spectre NO...there is no way...there is no free edition/students edition....jus ask ur univ. if they hav a license or if they can buy one...
  19. B

    how to do transistor sizing in cadence spectre

    Re: transistor sizing jus choose the optimum value for w/l...increasin w increases the current n hence the gain n transconductance....increasin l decreases channel length mod. n hence increases rout....
  20. B

    design of buffer amplifier

    use a diff. amp with a current mirror as the first stage n a pmos CS as the second stage and provide a negative feedback from the 2nd stage to the 1st

Part and Inventory Search

Top