Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. X

    JTAG control issue of Bscan cell mode

    JTAG need insert Bscan cell between IO and core, but when JTAG is not used, how to control bscan cell mode, mode_1 signal, etc to normal mode? I have add pullup resistor to TDI TMS and TRST, but the mode and mode_1 are still X state at normal mode start time. Does is need a dedicated JTAG mode...
  2. X

    Can Tetramax convert VCDE to TSTL2 pattern?

    if no, which EDA tools can do this?
  3. X

    Does Ncsim support one task run on two or more cpu?

    ncsim two cpu If yes, how can I realize it?
  4. X

    does ncsim support one task run on two or more cpu?

    ncsim two cpu If does, how can I realize it?
  5. X

    ATPG in functional verification

    tmax atpg I have some questions to ask: What's your pattern format in functional verification? Is it VCD file?If isn't, how does your pattern generate? After pattern generation, do you run feedback simulation? And how can you do the test vector format conversion?

Part and Inventory Search