Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. B

    Implementing MOSCAP in FPGA (or another digital IC)

    Hi, Can I implement MOSCAP in an FPGA? I mean can I connect drain and source of a transistor to gnd and gate to another node? It can be another device other than FPGA. Thank you.
  2. B

    Supply Voltage Glitch Simulation

    Hi, I want to simulate VDD glitch. For example I want to raise 1.2V VDD to 4-5 Volts for tens of microseconds and lower back to 1.2V. Suppose I have a high rise and fall time pulse generator (200-500 picoseconds). My concern is that some digital ICs (like CPUs) have some capacitors on them to...
  3. B

    MOS Capacitor or a mosfet used as a cap (D-S-B connected to gnd)

    Hi, in Cadence Spectre simulations should I use a MOS cap instance or a mosfet (D-S-B connected to gnd) to simulate a real life MOS-cap? I tried both of them and they gave different results i.e. MOS-cap instance charges to a higher voltage.
  4. B

    Fully diff.amp. without a CMFB

    Hi, can I use the 5-T OTA as a FDA without a CMFB? Does it amplify the input diff. signal? Thank you.
  5. B

    65nm process voltage limits

    Hi, I could not find the voltage handling limits of 65nm process mosfets. How high VDD can I apply to a 65nm chip and for how long? Thank you.

Part and Inventory Search

Top