Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. Q

    Multi stage ICG

    Simple analogy is power controls in a house. It's better and more practical to have power switches for every room in your house too.
  2. Q

    Global skew significance

    Any skew minimization comes with power tradeoff. So is there a benefit in minimization of global skew? Or we should just focus on keeping local skew manageable, so our timing is met?
  3. Q

    CTS " insertion delay "

    A large insertion delay means there can be more variation in the path. This might cause skew between endpoints that you need to account for. Reduction might depend on what is the tree Structure..Htree, multi tap CTS etc
  4. Q

    [SOLVED] Why SRAMs need SI pins?

    How does this case work? Why are DFT and MBIST both hooked up to SRAMs ? Sorry if this sounds vague, I don't know much about dft/mbist.

Part and Inventory Search