Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. V

    Problem with cable connection while programming Xilinx FPGA kit

    hi there, I ve encoutered one problem while programming xilinx FPGA kit. It shows cable is not connected. when i do autodetect cable it shows cable is connected but when i say program then again it says that cable isnot connected. what cud be the problem??? help, i m new to it. programming...
  2. V

    How to generate a layout from architecture implemented using VHDL?

    hi all, I Have implemented a fast multiplier architecture in Xilinx using VHDL. I want to generate layout for correspoding architecture and do some power and delay analysis. So how can i do that?? I have Tanner tool (T spice, S edit and L edit ) in my lab. So is tanner provides some tool...

Part and Inventory Search