Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm doing multi-voltage synthesis with upf with no luck since timing violations are huge..
the strange thing is if I use buttom-up method, say synthrsis submodule A first and set dont_touch on module A
then sythesis the whole chip, timing is perfect.
Can anyone gave a clue or pointing me a...