Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
After making my FSL core local in the system assembly view, the
implementation results in the following error:
an.vhd" Line 6. Library unit matrix_pkg is not available in library...
i have made one project in simulink (.mdl)
just a 2x2 matrix multiply
i used xilinx blockset toolbox for making 2x2 matirx multiply with the help of muliplier, add/subs, convert,gateway blocks etc.
actually i am making a 32 bit width 2x2 matrix multiplier..
In model block of 2x2 matrix...
i am facing this problem mentioned below in the utilization summary..
i have made filter code in system generator then generate vhd for the
when i am running this vhd code in ISE and synthesis, i am receiving
how can i remove this warning?
I need one help. Please if you able to help me i will be very grateful for your kind help.
There is one tool in Xilinx, System Generator.
I have prepare one architecture using blocks from Simulink in it. i am getting good results
then i have generate the VHDL code through HDL CODE GENERATION...
when i am generating division core ..this particular warning is oming..
WARNING:sim:471 - The chosen IP does not support a VHDL behavioral model, generating a VHDL structural model instead.
WARNING:sim:472 - The chosen IP does not support a Verilog behavioral model, generating a...
Question: how to shift left or shift right t
Rough program as follows
Package matrix_types Is
Type matrix_4x1 Is Array (1 to 4) Of std_logic_vector (7 downto 0);
Type matrix_1x4 Is Array (1 to 4) Of std_logic_vector (7 downto 0);
Type matrix_4x4 Is Array (1 to...
hi, please help me out...
i have a constant value let A:=9
now i have to convert into digital form...
as we know in digital we can write this 00000000000000000000000000001001 for 32 bit data...
another example i have A:=34
we can write this 00000000000000000000000100010
i want this type of...
its a little part of my program in VHDl...
here A is signed and 31 downto 0, where K_temp is signed and 33 down to 0;
A :=matrix_mult_1x2_2x1 ( matrix_mult_1x2_2x2 (H,P),H_prime )+R;
K_temp := "01000000000000000000000000000000" / A;
actually error arise at K_temp because A is different from...
I need your help urgently for calculating inverse of the matrix.
for example i need to calculate the inverse of the following A matrix where A is signed. how top do this? please help.
A:= ("0100", "0010")
<INVALID OPERATOR> must have constant operands or first operand must be power of 2
HELLO, PLEASE HELP ME...WHEN M RUNNING THIS PROGRAM...I FOUND ONE ERROR...
ERROR ARISE AT K_TEMP(U FIND K_TEMP AT 8 LINE FROM THE BOTTOM)......
ERROR "Operator <INVALID OPERATOR> must have constant operands or...