Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, matrixanov: Thanks for your reply.
What I really want to know is the audio processing algorithm used for the Sound Card. You know that sound cards used in PC are usually PCI based, but I'm now designing an embedded system which may use no PCI bus. The functionaility of audio signal...
Hi, all: I'm a newbie to audio processing. Does anyone here know about the audio
processing algorithm used for PC (like in the Sound Card for example) ? My current
task is to decode the audio information coming from the internet or local harddisk and then send the decoded bitstream to a...
I want to try NIOSII in my new embedded design. According to Altera's announcement, NIOSII can provide up to 200 DMIPS performance(in coming Stratix2), and we also know that there exist abundant hardware resources inside FPGA devices(Registers, High Speed Buses, IPs, etc.), which will make most...
dcm xilinx low frequency mode
Yeah, 24MHz, Even I am using 24.576MHz clock input, my FSX outputs are sometimes stable, sometimes not.
That's the real story of mine!
If your input can only be 9MHz, I think you can try Altera's PLL...
Can glitches be avoided?
So try to use sync design everywhere(as much as possible) in your project. Most glitches are very 'short' time length so that SETUP/HOLD time requirements cannot be satisfied. Therefore, glitches in sync circuit will be filtered and will harmless to your design.
Division code in HDL
I've ever tried implementation of DIVIDER inside one Xilinx's VirtexII FPGA using COREGEN. The result shows very high hw complexity. I changed to use CORDIC algorithm latter for dividion operation.
Float or Fix
You can also evaluate these concepts with careful considerations into the present Digital Signal Processors, like TI and ADI's processers. Apart from the reasons explained above, one of the most important feathures of FIXED point calculation is the LOW POWER issue, which makes...
simulation and synthesis
From SW designers' view, Simulation process is sth like the debugging process, while the Synthesis process is sth like the compile-link-make process. :-) what's more, the Synthesis process is the key point of EDA technology, which makes the Automatic process possible...
fresh grad jobs in analog design in usa
I think more and more companies will turn to the road of SOC design. something like Altera's Hardcopy tech is really a good alternative.
What we need in the future? The basics and a prospect in the system level design, I think.