Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. B

    difference between formal verification and dynamic verification

    thanks Vikas for your help, if i understood correctly (according to your answer + some search in inetrnet), when RTL design is ready, it's the functional verification (static + dynamic) which is done at first to ba sure that rtl match correcty with spec, whereas when doing synthese and post...
  2. B

    difference between formal verification and dynamic verification

    hello every body, there is someone which can give me the differece between formal verification and dynamic verification??? thanks in advance.

Part and Inventory Search

Top