Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. J

    Can a Liberty file have CCS data and not NLDM data?

    I've seen liberty files that just have NLDM (Non-linear delay model) data. For the CCS (Composite current source) liberty files I've seen, it always contains NLDM data. Can a liberty file contain only CCS data and not NLDM data? If not, what is the reason why CCS liberty files must have NLDM data?
  2. J

    [SOLVED] Zero Values For Internal Power

    Hi all, I've been coming across some cases where I've been seeing values where Internal Power only has 0 values (whether it be a scalar table or a 1D/2D table with slew/load indices). Can someone explain to me the reasoning behind the 0 values for Internal Power? My only reasoning could be...
  3. J

    [SOLVED] Liberty File Usage in Addition to STA

    Hi all, I'm involved in the characterization of Liberty files and I was wondering what are the applications to them outside of STA? I'm wondering if they are used in Synthesis, possibly using the cell information from PnR. I also understand for Hierarchical Timing Analysis, the Extracted Timing...
  4. J

    [SOLVED] Unbuffered cells and how does it affect timing constraints

    Hi there, I've read in the liberty spec that you can add another dimension to the constraint tables (2D setup/hold -> 3D setup/hold)|(1D mpw -> 2D mpw). The extra dimension is the output load where you can specify the related_output attribute. How does the output load affect the hold and...
  5. J

    Input/Inout Pin Capacitance Attributes

    Hi all, I'd just like some clarifications with some of the capacitance attributes for liberty (.lib) files. I understand that the rise capacitance and fall capacitance attributes are the capacitance values for the input/inout pin for rising and falling waveforms. I also know that the...
  6. J

    What does the NP stand for in SSGNP and FFGNP

    Hello all, For process corners, what does the NP stand for in SSGNP and FFGNP? For liberty files, how does this affect the liberty files? Does it make the results more pessimistic or optimistic? Thanks!
  7. J

    [SOLVED] Level Shifters: Trends in Delay and Transition Time

    Hello all, I have a question regarding level shifters. Assuming I have a multi voltage level shifter - 2 voltages; a primary voltage (placed at the top and bottom edge of the level shifter) and a secondary voltage (placed at the center of the level shifter), I was wondering how the rise/fall...
  8. J

    [SOLVED] Trends and Relationships with Threshold Voltages and Liberty Files

    Hello all! I'm pretty new to ASIC and liberty files and I was wondering if there was a general trend in liberty files and different threshold voltages. For example, say I'm operating on a library (I'll try to make it as general as possible so std cell, io or memory - any cell, any PVT) and the...

Part and Inventory Search