Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. J

    Please check if the following code is correct

    The following code is an IO data flow controller for to and from sram and FPGA. library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; entity dataflow_control is port ( state_enable : in std_logic; output_enable : in std_logic; camera_clk : in std_logic; readclk ...
  2. J


    Hi Guys I have been developing code for better part of the last couple of months as well I only learned VHDL in the last couple of months to connect a omnivision 0v5620 to fpga controlled by a pic (for the sccb of the camera) and connected to sram. I have basically tried everything but my code...
  3. J

    simple vhdl sram code to test sram chip

    simple vhdl sram code Hi , Can anyone be so kind to give me some very simple sram vhdl to test my sram chip, I have been writing code for two weeks while thinking my sram is working just to realize that im not actually reading from the sram but from the last info in the data register. Feel...
  4. J

    USb Host controller, Vinculums VDIP1

    Hi Guys, Have any of you tried to interface a fpga to the VDIP1 module made by Vinculum. I'm trying to interface in parallel fifo mode but their documentation is a bit light. Thx
  5. J

    read cycle of a bit bang i2c, need some expert advice

    Hi I wrote some code for i2c and it works great write up to the point where i need to read information. The following code will start with start command >> address(read) >> command of register of interest >> another start command >> address(write) >> actuall reading of the register >> finally...
  6. J

    Need some help solving a register pruning issue

    I have a pruning issue: if I have the folowing as output (293) sda_out <= '0' when reset = '1' else sda when rising_edge(sccbclk_inv); Iget this warning which screws up my program W CL169 Pruning Register sda_out_cl_2 sccb.vhd (293) sccb_write.srr (23) 14:45:14 Thu Apr 22 compilerReport...
  7. J

    USB Flash drive interface to FPGA

    HI Guys, I would like to know, will it be easier to interface ie read/write to an usb flash drive with the aid of a ftdi usb driver off coarse ;). Or write your own nand flash interface. Also has anyone been able to read/write to and from a flash drive/pen drive or what ever the kids are...
  8. J

    Omnivision SCCB Protocol

    Hi Has anyone worked with this protocol before?? Regards
  9. J

    How do I invert a clock signal from counter

    Hi Basic question, I have counter that generates a 400khz clock but I want both a normal an inverted clock. How can I do it. Code is below: process(clk, reset) begin if reset = '1' then sccbclk <= '0'; sccb_div <= "1100011"; elsif rising_edge(clk) then if sccb_div =...
  10. J

    Basic I2C, Need help please :)

    Basic I2C, Need help Hi I have written a I2C interface (I am actually busy interfacing a omnivision ov5620 camera, but im testing the sccb code on a simpler sensor ) in vhdl, for a little temperature sensor. I generate the clock for the scl by using parallel to serial converters clocking out...
  11. J

    Baseband I and Q generation

    Hi I need some help understanding baseband generation. Can someone briefly explain this or point me into a general direction. I am building apayload data handeler and camera system for a nano satellite and data stored on my flash needs to be "converted" to baseband I and Q for transmission. I...
  12. J

    Displaying a picture on VGA

    HI All, I would like to know if its possible to display a picture of say 5mp from nand flash through VGA to screen without using SRAM or other kind of ram for buffer. THX
  13. J

    please help me solve counter issues!

    Counter help needed I get latches in my synplify because the following counter is not created with a clock. I have tried to use the conventional clock with an enable to generate a counter as described here, but it still doesn't work. It works in pre synth but latches up in post synth. Can some...
  14. J

    Latch generated from process *yelp.......*

    Hi, Guys i have a little latch up issue somewhere below which i cant seem to resolve pls help. As im very new to vhdl dont judge :)... process(state_reg, nand_opr, nand_rdy, data_mem, data_in, data_in_reg, data_out_reg) --sensitivity list begin data_in_next <=...
  15. J

    Memory Question - one big block of of Nand flash

    Memory Question I would like to know if its possible to consider a Nand flash memory as one big block, to give it a start address and to consecutively write to the device and then to give it an end address to stop. Instead of writing to every block/page on a diffrent address. Thx
  16. J

    VHDL flash memory controller

    Hi Guys, Does anyone know of any nand flash ONFI vdhl code, or does anyone have any experiance in interfacing nand flash to fpga's without using an ip core. For my masters project i need to build a camera system for a small satellite for remote E observation. I need to interface a camera...

Part and Inventory Search