Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
£12k is pretty low for a university graduate. This would equate to a UK universities PhD student's stipends.
Depending on your location where you will be based at, in big cities like London and Birmingham (and more costly in the Southern part of England), you need to spend £2k to £3k...
I welcome your inputs on working culture inside Intel. What is pro and con of the rank and file scheme (also known as R & R)? Given other alternative, would you join this world biggest semiconductor for your career development.
I really appreciate your sincere and unbiased...
can anyone comment on this? My lady friend succeeded in the job interview and had been convinced by the hiring manager that she is interested in getting her service in her newly established team. Then few weeks' later (lately), the hiring manager called and told her that she needs her to...
Hello Linux PlayMate:
I have a question, in fact, a trivial one. Not sure where to start. Hope you can give me a few spare time of yours; guiding me through the process of updating my Linux laptop.
Let's start. I have a laptop installed with SUSE 9.1 pro from the official disk.
ModelSIM is a single kernel application. Thus, it only uses 1 processor. But, if you have both licenses for ModelSIM PE and SE, you should be able to run both ModelSIM application (one must be SE, and the other MUST be PE).
modelsim + disable dumping
Let me suggest a solution.
I have learned that Novas (certainly latest version Debussy and possibly Verdi) does support extraction of sub-signal waveform from a large waveform log.
The trick is it is a FSDB formatted file. Luckily, Novas has kindly provided...
Ya, as pointed by Aji, I have posted a subject "Seeking TRUTH: Specman Elite" at Janick Bergeron's Verification Guild. Got some replies, even 1 from Verisity representative.
Now, about support for Specman Elite, I believe these companies support/back Specman Elite...
different specman execution phases
I love Specman. It is very very much like VHDL, with few but powerful cosmetics.
Given the choice, I will be pick Specman E language, which is adopted as IEEE verification language. Do a search and you will find the official page. Vera? I think it is...
Re: FPGA Advantage with Node locked Licence without network
use your hard disk
host=disk_serial_num (not sure about the correct syntax, double check, your home work)=????
Check Flexlm user manual (perform a search).
Or, give your laptop a flex-id (may requires installation of flex-id...
in addition to the above posting, please visit the site
It is about Writing Testbenches: HDL verification by Janick Bergeron.
In this post, there are materials on verification tools. I think it could be more precise than my descripton give above.
equivalence checking <=> model checking.
it finds its application in comparing RTL vs RTL, RTL vs gate, gate vs gate after design changes (or more kinkily known as ECO, engineering change order). It helps designers by ensuring a minor design changes do not modify other modules's functionality...
i don't think so.
SystemC will be for System level modelling (transactional level model) and synthesis (Forte Design's Cynthesizer, Coware, Mentor Graphics). Sounds like to the evolution path that VHDL went through. as you know, VHDL had initially designed for simulation.