Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. R

    How the diffusion Sharing transistor folding is done in EDA tools

    Hi, Can I know how the diffusion Sharing transistor folding is done in EDA tools? I want to know the background process of how EDA tools are working in folding a transistor. Thanks in advance, regards, RamesH
  2. R

    What is Lsim Power Analyst in Mentor Graphics?

    Where is Lsim Power Analyst & VXL Co-Lsim in Mentor Graphics? I had searched in Mentor site but couldn't find it. Does these tools gort integrated in any other simulator? Thanks in advance, RamesH
  3. R

    What is difference between Questasim & Modelsim?

    Can I know what is the differnce between Questa sim & modelsim? Thanks in advance, RamesH
  4. R

    What is library for Digital Flow in Mentor tools ?

    Dear Friends, I want to synthesize my verilog code in Leanardo Spectrum. Can I know what is the library that supports it other than ADK. for a full Custom flow TDK supports other than ADK Is there any such thing in Semi Custom Flow? Thanking you, RamesH
  5. R

    What is SUBSTRATE PLUGGING?

    Hi Every one, Can I know what is SUBSTRATE PLUGGING in Analog Layout Design?
  6. R

    Help me on getting 100nm library file

    I want to simulate a hspice code in 100nm and 70nm technologies. Can I know where I could get library file. I didn't find it in MOSIS
  7. R

    WHat is difference between Port and ideal source?

    Can I know what is difference between port and ideal source in analog library of Cadence Virtuoso environment?? Thanking you , RamesH
  8. R

    What is difference between port and ideal source?

    Can I know what is difference between port and ideal source in analog library of Cadence Virtuoso environment?? Thanking you , RamesH
  9. R

    How to extract a capacitor/Resistor?

    I made a layout for a capacitor and resistor on Virtuoso XL There is no schematic for it. I want extract those and the value of it. I am using UMC 180nm lib and its does not provide any diva rules. UMC has ASSURA and Calibre rule sets. WHen I want to simply extract these it is asking for LVS...
  10. R

    Help me on SOC encounter - Saying SOCSYC-*****

    Help me on SOC encounter I did my coding in verilog and synthesized with DC (synopsys). I am using synopsys 90nm (generic) downloaded from synopsys site I want to get layout for it. When I am trying to use Encounter it is giving an error. Saying SOCSYC-***** Can anyone say what I have...
  11. R

    Help me on SOC encounter

    I did my coding in verilog and synthesized with DC (synopsys). My library is synopsys 90nm (generic) I want to generate layout for it. When I am trying to use Encounter it is giving an error. Saying SOCSYC-***** Can anyone say what I have to do ot o resolve it. Thanking you, RamesH
  12. R

    Help me on Sentaurus installation

    I had installed Synopsys Tcad tool sentaurus on my RHEL4 system When I run the command sde I am getting an error "HOOPS STACK Compute Transform HOOPS ERROR CAnnot find Display driver at or above '.' " and the screen is getting struck Can anyone solve this? Thanking you RamesH
  13. R

    What is deep submicro technology?

    On what basis the submicron and deep submicron technology classified? what are the lengths for those?? I am working on 180nm technology in what type it will come? Please clarify my doubt Thanking you, RamesH
  14. R

    Help me on Sentaurus installation

    I had installed sentaurus on my RHEL4 system When I run the command sde I am getting an error "HOOPS STACK Compute Transform HOOPS ERROR CAnnot find Display driver at or above '.' " Can anyone solve this? Thanking you RamesH
  15. R

    What is transistor Chaining?

    Can anyone say what is transistor chaining? How to do it in Cadence Virtuoso-XL . I tried it but I couldn't do it
  16. R

    What is testbench for LNA

    Can any one give the test bench for LNA differential topology (double ended)????? I want to find ac gain response.
  17. R

    How to get maximum operating frequency??

    Hello I am simulating a LNA which is of differential topology . I want to find its single ended gain and Band width. Mainly I want to know what is the maximum operating frequency. How can I do it??? Can you give me any tutorial. Thanking you, RamesH
  18. R

    How to get calibre extract view??

    I have done layout for my circuit in virtuoso and did drc/lvs/pex in calibre. I got *.pex.netlist, *.pex.netlist.pex, and *.pex.netlist.*.pxi files. can I know how to do the post layout simulation in spectre with these files. In config how could I change the view to these files??? When I kept...
  19. R

    Help me on Calibre LVS error

    while doing LVS with Calibre . I have done my Layout in Virtuoso . While doing LVS i am getting the following errors. In Transcript file : "WARNING: XDB Database not available: No comparison was made. Unable to restore XDB database. NOTE: Cross reference commands will be unavailable...
  20. R

    Help me on performing an LVS with Calibre

    Help me on Calibre LVS I want to do LVS on Calibre . I have done my Layout in Virtuoso . While doing LVS i am getting the following errors. In Transcript file "WARNING: XDB Database not available: No comparison was made. Unable to restore XDB database. NOTE: Cross reference commands will be...

Part and Inventory Search

Top