Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. S

    AXI4 to AXI Stream conversion for Ultrascale PCIe EP support

    Hi all, I am building a PCIE EP using Ultrascale PCIe IP from Xilinx. I am using 2017.3 Vivado for the design. Since the ultrascale EP supports only AXI Stream, I need a converter from AXI4 to AXIS, I went through some of the forums and read that people could use AXI-DMA or AXI-Datamover IP to...
  2. S

    [SOLVED] PCIE PIO example design

    Hi, I am having issues trying to simulate the PIO example using the below command which was mentioned in the pg156 manual for ultrascale_pcie_gen_3 from Xilinx. demo_tb.exe -gui -view wave.wcfg -wdb wave_isim -tclbatch isim_cmd.tcl -testplusarg TESTNAME=sample_smoke_test0 I am able to see the...
  3. S

    Corporate Application Engineer vs FPGA Development Engineer

    Hi Guys, well I need to decide between 2 job opportunities. One is that of a Senior CAE Engineer and the other is a FPGA Firmware development engineer. I am aware of the roles and responsibilities of both the positions. Well I am not able to decide which job would enhance my career. I have...
  4. S

    Using WHEN command during Portmap

    Hi all, I am trying to portmap a signal using WHEN command. for example in the code below port map ( x => '1', a => (b when (x='0') else c), y => x"0" ); I get the below error during compilation am I right in using the WHEN command?? How am I supposed to change the code reading that...
  5. S

    Clock Phase Shift in ALTPLL IP

    Hi Guys, Could you tell me how much clock phase shift should I input in the ALTPLL IP for a particular PLL?? How can I calculate the clock phase shift of the PLL?? How can I measure the phase shift??
  6. S

    Books on High Speed Digital Communication Design (Machine Vision Domain)

    Hi Guys, This is not a technical question. I am interested in improving my knowledge on High Speed Digital Communication Systems (LVDS, high speed interfaces design in FPGA), could you guys suggest or recommend me some links where I can read and also try to design them on FPGAs. I am focussing...
  7. S

    Timing Problems in Altera FPGAs

    Hi Guys, I am implemented an real time image correction in an Arria Altera FPGA. However I have this problem with the timing violations. I have used about 95% of the logic available in the FPGA. Before the implementation of this correction mechanism I had about 89% logic utilization. My logic...
  8. S

    [SOLVED] Nios II Eclipse Errors

    Hey guys, I have generated a new .sopc file from Qsys. I am trying to compile my nios project but have these errors. Do you guys have experienced such errors?? The errors are: make:*** [-recurs-make-lib] Error 2 make[1]: *** [newlib] Error 1 In my qsys project I have added new custom...
  9. S

    [SOLVED] Timing Issue between Input and Output

    Hey Guys, I have attached a simulation screenshot of my VHDL program. The output data is 0 in the beginning and is not synchronous with input. I am using a ROM as LUT which is initialised with my .mif file. While I am not able to sync the output (data_out) and input (data_in), the end output...
  10. S

    [SOLVED] CMOS Image Sensor effect

    Hey guys, I have attached a screenshot of the image obtained from a CMOS Image Sensor. Could any of you guys tell me as to why do I get such pattern (column like)?? Do any of you guys experienced such an image?? I do not think its fixed pattern noise effect from the image sensor.
  11. S

    [SOLVED] Jitter Problems in a High Speed Circuit.

    Hi Guys, I have a general question regarding Jitter issues and problems. The old circuit consisted of a 25Mhz crystal clock oscillator. The 25Mhz clk was increased to 125Mhz clk and given to the transmitter of the FPGA. However there are jitter issues in the circuit and the jitter needs to be...
  12. S

    [SOLVED] Altera FPGA LED stops blinking after loading the sof file

    Hi all, I am trying to load my Altera Arria - II FPGA with the .sof file generated. The loading is successful but the FPGA LEDs do not turn ON/blink. When I program the FPGA with an old .sof file it works. My question is can u tell me as to why does this happen?? Before programming the .sof...
  13. S

    Transceiver jitter perfomances of Arria II - GX

    Hi All, I am using arria II GX : EP2AGX45DF29I3 fpga in my porject. I referred the datasheet of arria II GX and saw the transceiver jitter performances of the GX series fpga's for different protocols. However I could not find jitter performance for protocol "Basic" at a datarate of 6.275 Gbps...
  14. S

    [SOLVED] Simulation Problems - Output signal displays false values in the beginning.

    Hi all, I have written a VHDL program to use ROM as look up table. The program compilation is done without any errors. However during simulation (screenshot is attached below) I get initialization problems where data_out values are read as 000 ans 3FF (hexadecimal values). Since I have given...
  15. S

    Neighborhood search for Maxima - 2D filter

    Hi All, I am trying to find a maxima using a 8 neighborhood pixel for an filtered image. It is basically a 2D filter moving along the pixels of the image from left to right. I am trying to implement the same using VHDL. I have few questions regarding the approach. 1. When I read the pixels in...
  16. S

    CMOS camera chip which gives frame differennce output

    Hi all, Is there a CMOS camera chip available in the market which gives difference of two successive frames?? I found a IEEE paper regarding the design of such a chip.I wanted to know if there are any IC's in the market which does this work??
  17. S

    [SOLVED] why do I read junk value in my ILA waveform

    Hi guys, I am not able to read the desired output of a signal from the fpga in the ILA waveform.I have connected one of the probe to the signal.I am reading junk values.Could you tell me what could be the reason why I am getting junk values for a 14 bit wide signal..Its showing as "3FFF" as in...
  18. S

    ILA using vivado 2013

    Hey guys, I am using ILA to observe the output given out by my fpga.However there is an option to write down the data observed into a .csv file by giving the command in tcl. I had set the sample depth to about 131072 in the ILA so that I could see the data(i.e in my case pixels of an image)...
  19. S

    [SOLVED] Vivado optimising logic and ILA issues

    Hi all, I am using ILA from the xilinx coregen,the behav simulation results are fine.Synthesis,implementation,bitstream generation are finished but however I cannot see the data coming from ila.Could you tell me where am i going wrong? I looked for answers regarding few errors in the xilinx...
  20. S

    [MOVED] 2d convolution problem using vhdl

    Hi all, I am designing a filter to do convolution of a binary image which is stored in the bram as a .coe file.I am able to do convolution and my logic is working fine.Well since images are 2d I need to do filtering in the horizontal direction(x direction) and also in the vertical direction(y...

Part and Inventory Search