Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. M

    Dff using transmission gate

    no it is edge triggered.check this link: https://allthingsvlsi.wordpress.com/tag/transmission-gate-based-d-flip-flop/ it explains how it works.
  2. M

    Dff using transmission gate

    I am trying to design an edge-triggered d-flip flop using transmission gates. The circuit is as shown in the image I want it to operate at the rising edge of the clock. When i simulate it, the output sometimes follows the input at the falling edge of the clock although I want it to work only at...
  3. M

    Asynchronous SAR logic

    SAR ADC asynchronous logic I am trying to implement the asynchronous logic for the SAR ADC but I cannot fully grasp its concept. Can anyone help explaining it to me?
  4. M

    edge triggered latch

    what is the Rn input? - - - Updated - - - what is the Rn input. Is it reset?
  5. M

    edge triggered latch

    I designed a d flip flop using cadence. I want it to work with the rising edge of the clock (pulse wave). Any idea on how to do that?
  6. M

    Asynchronous SAR logic

    Can anyone explain to me the concept of the asynchronous sar logic. I have seen it in many papers but cannot fully understand how it works. The first image is the finite state machine of a one bit asynchronous logic and the second image is a block diagram of the asynchronous sar logic...

Part and Inventory Search

Top