Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. B

    what does bit blasted netlist mean??

    I recently came to know about gate level netlist files which are also bit blasted... now does anyone know what is the difference between normal netlist and bit blasted netlist??
  2. B

    how to pass array in mailbox??

    How can one pass array in mailbox in VERA or SV??
  3. B

    Output of XOR gate whose both inputs are "X"

    explanation of xor & x and gate It's all right, spartan. It's becoming interesting now, Even in real world we can not say for sure what will be the output. See, <Unknown> XOR "1" = <Opposite of Unknown> <Unknown> XOR "0" = <Unknown> So, <Unknown> XOR <Unknown(which can be either 1 or...
  4. B

    Output of XOR gate whose both inputs are "X"

    xor gate german Probably you haven't referred the verilog LRM. For your reference, I have attached a page from the LRM with this post. Please, have a look at it. Your doubt will get clear after seeing the image.
  5. B

    Output of XOR gate whose both inputs are "X"

    gating a digital output if all the inputs are X, then output would always be X, no matter which gate it is
  6. B

    i2c fsm designing doubts - what is debouncing circuit in I2C

    Re: I2c doubts @heartfree Can you explain more about de-bouncing circuit usage in I2C ???
  7. B

    What is the difference between SAIF and EVCD file??

    what is evcd Also how is the SAIF file used in power estimation??
  8. B

    st micro Interview Questions for circuit design

    transistors interview questions Found some questions @http://www.angelfire.com/in/rajesh52/quest.html
  9. B

    Verilog Package File - compiler is throwing error

    Re: Verilog Package File Also put `(acute) before the name of define, when you use it. e.g. Caseaddr[7:0] `Reg1 : reg <= '1'; `Reg2 : reg <= '0'; - - `Regn : reg <= '1'
  10. B

    Generate statement usage verilog

    Hey, I tried running your stuff as below, i don't see any problem. Output is also shown below. Please, post your testbench. May be something is wrong with the testbench. module gen_chk(in1,in2, sig1,sig2); input [4:0] in1; input [3:0] in2; output [4:0] sig1; output [3:0] sig2 [4:0]; genvar...
  11. B

    Verilog Generic Input ports

    verilog generic parameters First of all Verilog does not support more than one dimensional ports declaration. You can use define, but you will have to specify it at compile time. You can not change it run time(h/w can not reduce/generate at run time :D). If you want different number of...
  12. B

    insertion delay ,skew , latency

    insertion delay clock arrival timing clock skew is difference of clock signal arrival time between two flops. If you have two flops which works on the same clock frequency but due to position in the chip they are farther from each other, then there is a possibility is that u will see this problem.
  13. B

    ignore lines from file while reading by fscanf in verilog

    Is there any way to ignore commented lines in file, while reading data by using fscanf function in verilog?
  14. B

    Solution to interview question about coding

    Re: interview question assign c= foo ? a:b; For above statement, what will be the value of c, when all foo, a and b are "z"?
  15. B

    An interview question? Is my answer right?

    Seems like i misinterpreted the problem... :cry: "The input data is a fix pattern . 800 input clocks carry in 800 data continuously,and the other 200 clocks carry in no data. ". I thought 200 ideal cycle can come at any time, at the start, in between or in the end.... But that is not the case...
  16. B

    An interview question? Is my answer right?

    Well, I guess worst write can be as follows: <-200-><-800->|<-800-><-200-> First burst | second burst Then in this case fifo depth needs to be 320. please, see the below link to know, how i derived it... Am I Correct...??? Please, correct me if I am wrong.
  17. B

    FIFO depth calculation

    fifo depth rules @sanjay11 Here read is 8 words per 10 clks, So, you must have to spend 2 idle cycles/10 clk cycles, i.e. you can not read continuosly for 80 cycles and spend 20 idle cycles later... Worst write can be as follows: (Just creating a diagram from, what satyakumar has mentioned)...
  18. B

    Solution to interview question about coding

    Re: interview question @santhoshi... Well, you can implement priority encoder with ternary operator also... like, c==foo? a : ( foo2 ? b : c); This will be same as if/elseif/else, and will create priority encoder. In simulation it will have problem only when selection line is "X". Otherwise...
  19. B

    Solution to interview question about coding

    Re: interview question @lordsathish As per your earlier comment it is clear that, after synthesis there is no difference between this two, But in simulation when foo = 1'bx, ternary operator (?) is mergeing a and b, while if/else is selecting signal b as output. Now, this is something which...
  20. B

    Can we use current_state/next_state signals for particular output signal generation?

    Just a concern about output signal generation from FSM... Can we use current_state and next_state signals for particular output signal generation? // cosider below FSM is based on one-hot encoding :| e.g. fsm_out = ( !cur_state[7] && next_state[7]); Is it bad coding style? If Yes, then why?

Part and Inventory Search