Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. R

    Why this topology is called a comparator?

    Re: comparator the first stage is the resistively loaded comon source amplifier stage.
  2. R

    preamp used in comparators

    reduce kickback comparator in comparators(latched comparators) very low gain pre-amplifiers are used . what is the use of this pre-amp.
  3. R

    problem running LVS in Cadence

    i could not rectify the problem. how could i rectify it
  4. R

    Looking for bandgap reference books

    Re: bangap reference books for analog ckts refer to cmos analog ckt design by philip allen
  5. R

    Looking for bandgap reference books

    bangap reference books for analog layout refer to art of analog layout by alan hastings
  6. R

    gain of dynamic latch comparator

    how the resolution of the this latch can be increased. whether resolution is depending upon size of latches alone.....please help.
  7. R

    gain of dynamic latch comparator

    i am not able to increase the gain of the pre-amplifier stage beyond 2V/V. is this gain sufficient for the design. gain is low because the load for M1 and M2 transisters are in trode region(according to the design). how can I design the dynamic latch.
  8. R

    problem running LVS in Cadence

    disk quota exceeded cadence I get problem called "unable to build VDB file" while running LVS in cadence virtuoso. what does it mean and how can i oversome this.

Part and Inventory Search

Top