Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. R

    Can I place all PMOSs in one Nwell?

    Re: PMOS in Ntub? sharing Ntub does not have good electrical characteristics.
  2. R

    drc error in cadence--hot nwell

    hot nwell hai, i am getting DRC error as HOT NWELL while running drc for any circuit in cadence VIRTUOSO layout editor. how could i rectify this.
  3. R

    Help for Magma also........

    Magma material is found in this link
  4. R

    dynamic and static power dissipation

    refer to "Digital integrated circuits" by Jan Rabey. Dynamic power dissipation=F*C*Vdd*Vdd F=Frequency C-capacitance Vdd-power supply
  5. R

    analog layout materials for beginners

    hai, i have started drawing layout using cadence for Comparator.tell me where to refer for this. possible send me some books or some materials for this.
  6. R

    Help for Magma also........

    you could find that in the doc tab of magma and user guides will be available in that.

Part and Inventory Search