Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. H

    Anyone has VCI standard??

    Hi all, I am looking for VCI interface 2.0 standard, but VSIA has been closed and I couldn't find the document by googling as well. Does anyone possibly have the standard document? Please share with me... :) Thanks in advance!
  2. H

    Using Synopsys DesignWare StarIPs without coreTools

    I see... Unfortunately I don't have JPEG 2000 package. anyway, thank you for your answer. it's very useful for me..
  3. H

    Using Synopsys DesignWare StarIPs without coreTools

    Hi, maxsnail I am sorry but I don't get your points. Why is matter with JPEG200 package? Actually, I don't have.. and when I tried to download coreTools, the web just showed me no license. You mean that in case of coreConsultant, it doesn't require the license?
  4. H

    Using Synopsys DesignWare StarIPs without coreTools

    synopsys designware download coreconsultant Hello, I am trying to use DesignWare StarIP families such as DW_ahb, apb, memctl, etc. My university has the license for the DW IPs. However, the every documentation explain with Synopsys coreTools such as coreConsultant, and we don't have the...
  5. H

    Best material to learn Emacs??

    I recently started using Emacs, however it is quite unusual for me.. so....anyone can give me any advice to learn emacs?? actually, i wanna get used to asap though i know it's not easy...so...can you recommand me any material for it? need very detail one... Thanks
  6. H

    Companies using platform based design methodology??

    Actually, what I mean is chip-design with a set of IPs and standard bus such as AMBA, as base references to develop application quickly rather than standard cell, though they are quite similar. :) Anyway, your information is also very useful for me... Thanks a lot :) p.s Where can I find any...
  7. H

    How the gate count of a design is determined?

    design compiler report_area the above fomula is correct. there are several method to calculate it, even though I cannot remember all. However, above fomula is one of them.
  8. H

    Companies using platform based design methodology??

    anyone knows about any company using the platform based design methodology to develop their products? If let me know what products have been developed with the methodology, it'd be grateful. plz, give me a list as many as possible.. :) Thanks
  9. H

    Anyone has Verilog syntax highlighting for gVIM??

    vim verilog Thanks guys.. I have a extra question. How can I move between sources?? such as 'g' 'f' commands in VIM editer?? and how can I come back to starting source code?? I am googling but difficult find this.. :) Thanks
  10. H

    Anyone has Verilog syntax highlighting for gVIM??

    verilog.vim Yes..but.... I simply don't like that highlighting...so if anyone has better one....:) Anyway.....Thanks your reply
  11. H

    Anyone has Verilog syntax highlighting for gVIM??

    vim verilog syntax Does anyone have nice verilog syntax highlighing for gVIM(windows)? plz share with me..:) Thanks.
  12. H

    What does the "?" symbol mean in Verilog?

    ? in Verilog if wrptr is larger than 1111, output is 1. Otherwise, 0
  13. H

    institute of system level integration in the UK

    anyone know about iSLI in Scotland? how about studying MSc there?

Part and Inventory Search

Top