Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm designing a Ethernet MAC with VHDL. The problem I have is with respect to the CRC at the end of Ethernet frame.
I want to know from where I have to start calculating the CRC. From books it says from the data given from the upper layer (layer 3) in ISO hierarchy. According to that the...
subtype declaration vhdl
I declared a array as follows
type matrix is array (0 to 21) of std_logic_vector(31 downto 0);
I want to make a subtype out of this which has indexes from 0 to 12. Could anyone give me the coding.