Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. J

    need a script for virsuoso layout

    i need a script for virsuoso layout, could somesone send a example? The manual for script? the script includes basic operation, including DRC, LVS, extraction et.al. thanks!:|
  2. J

    help about 0.09um digital IC design

    hi,friends at present, i am doing a project using 0.09um process with the main frequency of 200MHz, how to decide the pair numbers of VDD and GND? the package type is PGA288. In VDSM chip design, if have some procedures to design the numbers?? thanks!
  3. J

    Help..........Design with multi-RAM under SMIC 130nm process

    Re: Help..........Design with multi-RAM under SMIC 130nm pro does anyone give some advices?
  4. J

    Help..........Design with multi-RAM under SMIC 130nm process

    hi,friends at prsent, we have a ASIC project using SMIC 130nm process, the ciucuit have many RAM (NO.200 capacity.4K), someone can give some advice in FE and BE design considerations? thanks! we carry out 130nm ASIC design firstly. Does the 130nm design and 180nm design have great difference...
  5. J

    Design with multi-RAM under SMIC 130nm process

    hi,friends at prsent, we have a ASIC project using SMIC 130nm process, the ciucuit have many RAM (NO.200 capacity.4K), someone can give some advice in FE and BE design considerations? thanks! we carry out 130nm ASIC design firstly. Does the 130nm design and 180nm design have great...

Part and Inventory Search

Top