Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. A

    Test problem of DAC concerning the ramp data

    Hi, I've tested the DAC I designed using the ATE. But I'm confused the results. The ramp data on nth code is always different in every ramp period. For example in 12bit DAC, the output from input digital code 0100 0000 0000 in the 1st ramp, 2nd ramp, 3rd ramp .... are totally different. It...
  2. A

    problem to integraed the bridge diode

    Hi, I'm woriking on some project to design a power IC with the bridge diodes to rectify the input of 40V p-p AC to DC. I'm wondering what is the considering issue to integrate in the HV CMOS process. Please share with your experience if you had. Thanks in advance.
  3. A

    Difference between HV CMOS and BCDMOS

    high voltage cmos vs. bcdmos Hi, I'm working on the project for the class-d amp. Actually the supply needs about 30~40 due to the output power. So I'm looking for the proper process, but I'm so confused between the HV CMOS and BCDMOS process for what is cons and pros. Anyone who have exprience...
  4. A

    Milliken's capless LDO technique

    capless ldo regulator can you post the papers?
  5. A

    Milliken's capless LDO technique

    capless ldo can you post the papers?
  6. A

    I need the lecture note for analog IC cource in AMSC

    Hi, Does anyone who has the lecture note for analog IC cource in AMSC? Thanks in advance.
  7. A

    What is the feedthrough current control ?

    While reading a paper, I saw the concept called "feedthrough current control" in the data communication. I'm wondering what it means. Thanks in advance.
  8. A

    Do you think that the slow input clock may affect my lock detection counter?

    PLL input clock You should use the behavior model.
  9. A

    Current source transistor size for DAC

    Hi, I calculated the size of the current source for the DAC, but the size came out to long channel and narrow wide, about 3/20 I think the transistor could be operated in the weak inversion region with that size. Is there any problem on that? Thanks,
  10. A

    DNL/INL test input files

    Does anyone who has the sample input files for testing the INL and DNL of D/A converter with SPICE? Thanks,
  11. A

    How to simulate the DNL and INL with SPICE

    Does anyone who has the sample input files for testing the INL and DNL of D/A converter with SPICE? Thanks,
  12. A

    how to simulate the overdrive voltage?

    Hi all, I make the overdrive voltage of transistor to 0.1V when the current flows about 1uA. So I should decide the typical size from the simulation. But I don't know how to simulate. Do I have to simulate just with diode- connected transistor with current source? Could you show me the...
  13. A

    What is the problem with the design of the bandgap with nA?

    Hi all, I'm trying to design the bandgap circuit. but it is used for the low power application, so it is allowed to consume only the hundreds of nano amphere. I'm not sure what the problem and difficulties in that case. Could you share your exprience with me? Thanks,
  14. A

    Is there specific process for wideband high performance amp?

    Hi, I'm wondering there is specific process for wideband and high performance op-amp like 2.2g GBW, 2KV/us and over 100db etc. I guess it might be BJT not CMOS. Am I right? Thanks
  15. A

    What is PROS/CONS for integrating the op-amp external?

    Hi, I've just got the new project, which is integrated the op-amp outside into inside the DAC IC. I'm just wondering there is fair reason for using the op-amp out of the DAC such as noise. Generally, what is limitation for the design of the OP-amp stand alone or integrated into a chip? Some...
  16. A

    how to reduce the gain of the VCO

    Hi all, I want to reduce the gain of the VCO to make phase noise improve. Power is 1.8V, center freq is about 500MHz and this is not a freq synthesizer so that there is no need for wide range of freqency tuning range. I use the differential amp with symmertric load as a delay cell and design...
  17. A

    Need the paper about VCO

    Hi all, I need any papers about VCO having a nominal frequency of 500MHz. It is used for the PLL block and it just will be used as a clock, so I guess it would be fine to get a low vco gain for the low jitter. I have looked at many papers, but almost are for the frequency synthesizer so...
  18. A

    Any papers about VCO around 500MHz

    Hi all, I need any papers about VCO having a nominal frequency of 500MHz. It is used for the PLL block and it just will be used as a clock, so I guess it would be fine to get a low vco gain for the low jitter. I have looked at many papers, but almost are for the frequency synthesizer so it has...
  19. A

    phase -180 -> +180 suddenly, why?

    Is there any option command in Hspice to avoid the change phase?
  20. A

    phase -180 -> +180 suddenly, why?

    ads phase180 Hi all, Running the AC simulation to check the stability. I have a question. The phase line is changed abruptly from -180 to +180 at certain frequency. Is that real situation or just calculation bug? I don't know how to avoid it. Thanks in advance.

Part and Inventory Search

Top