Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To correct the duty cycle of a 5GHz clock, I come up with the attached circuit.
For 5GHz clock, R=10K and C=100fF.
It works almost perfect according to simulation. But I just kind of worried, is there any issue associate with this scheme I have ignored?
Hey ,guys, I got a task to built a verilog HDL (not veriloga) model for a SERDES AFE. This model will be provided for our digital guys to simulate.
Anybody ever do this job? Would you plz show me the general procedure?
My environment is IC5.10.41.
I found it difficult to control the annotate status of the schematic.
Occasionally it displays the right annotations as my choice, but most often it just annotate the Node voltage and can't be reset...
Any good ideas?
I am designing a second order sigma_delta modulator for audio application.
The input frequency is 8kHz and the sampling rate is 1MHz.
The design target is 16bit but he simulated 3rd distortion of the SDM is as high as -54dB.
The slew rate of the first OTA designed to be 20V/µs.
What might is...
Hi, I want to buit a high speed Duty cycle corrector circuit.
The process is 0.18um CMOS.
The highest input and output clock frequency can be as high as 4GHz.
On wafer probe test will be chosen.
But I have no I idea how to built the I/O circuit.
Can I just get rid of the ESD circuit or which...
Paul Brokaw formulated the following practical rule: if on the circuit diagram one can draw a closed line around the supply bus that crosses only drains of MOS devices or collectors of bipolar transistors, then such circuit has the second stable condition when all components are off ...
These days I have a plan to read some papers in schedule,but there are so many papers in existance. And I believe there must be some papers you consider worthy reading,even must-read,especially those classic papers on general analog IC design theory.
I will be appreciate if you would be so kind...
I found ADI have release the AD9461(16-bit,130Msps),also TI ADS5474(14-bit,400Msps).
In sampling theory the clock rms jitter should be less than 50fs?
Is there any equipment that can offer such low jitter clock?
How do we generally clocking such high performance ADCs?
1.Since PFD can't achieve zero phase difference,just to what extend can it reach,say tens of picoseconds?
2.As far as I know the crystal oscillators works below several hundereds of Meg Hz,can I conclude the Phase Detectors also work below such frequency?
3.Is there any circuit to realized...
I've heard PLL,DLL and SMD are often utilized in such situation,but I'm not sure is it possible for a Phase Detector achieve the zero phase difference when the loop is locked. If it's possible what technique must be used?
Thanks for your reply!
I'm trying the script from cedence application note as follows:
out = outfile("./paramResults.out" "w") ; name the output file and open it for write access
run() ; run the file
results() ; open up the results
selectResults(`tran) ; Select the transient results
outputs() ; View the outputs...
I create a simple VerilogA model and use it within a transistor level circuit(a simple Inverter),but I found when I add the VerilogA module the simulation process become incredibly slow,and there are some warnnings too.
Anybody having encountered such problem?
Thanks for your reply.
Hi, I want to implement a circuit to carry the clock in the chip out of the chip.
The jitter spec is less than 1ps and the clock frequency is 20M~500MHz.
I'm considering to use the Current Mode Logic and the LVDS interface.
My question is:does the LVDS interface capable of ensure such low...
I'm not sure I put this post in the right forum,but ...:D
I heard about a software nemed "ADDA" form a PHD thesis.
I also searched from google and yahoo and find the link below,
but it seems doesn't work any more.