Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
please clarify a doubt. i am running OSPF in 4 routers and all these four routers are converged with R1 as DR and R2 as BDR (4 routers in Broadcast environ). R3 as DRother and R4 as DRother.
suppose if i am connecting a fifth router/packet generator which generates packet with DR as...
how session layer works
Can some body explain how session layer keeps track of fragments coming for different applications??
The source port and destination port fields in TRANSPORT LAYER fragments are enough to distinguish data between applications, then y ve need seperate session layer...
If PING doesnt works
If i type "ping www.google.com" and if i cant receive ECHo reply, what might be the possible problems.?? Problem with ARP table or any firewall inbetween is rejecting all request???
Can someone upload file or link , which helps me to synthesis all circuits, that i code.. i mean there should be no timing violations, and the code should be synthezied, with minimum no of logic gates........
Whether we can create three dimentional array in verilog?. I can declare it and simulator gives no error.. But its' not synthesises... My synthesis tool gives error.. Is there any other way to use 3 D array...?
Re: Weak Buffer????
IN Nmos the source should be connected to lowest voltage and in PMOS it should be connected to highest voltage for its operation... AS it is inverse in ur case , it ll work in sub-threshold region only.